Survivable self-checking sequential circuits

I. Levin, A. Matrosova, S. Ostanin

Research output: Contribution to journalArticlepeer-review


This paper presents a method for designing totally self-checking synchronous sequential circuits (SSC), and investigates their behavior in presence of transient faults. We deal with the case when the circuit is able to recover after the number of clocks. We call SSC owing this property as a survivable SSC. A concept of a partially monotonous SSC is developed in the paper. It is proven that the partially monotonous SSCs are survivable.

Original languageEnglish
Pages (from-to)395-402
Number of pages8
JournalIEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
StatePublished - 2001


Dive into the research topics of 'Survivable self-checking sequential circuits'. Together they form a unique fingerprint.

Cite this