Suppression of erased state Vt drift in two-bit per cell SONOS memories

Yakov Roizin*, Evgeny Pikhay, Micha Gutman

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


In this letter, we report on the suppression of the erased state threshold voltage drift (room temperature Vt drift) in cycled two-bit per cell silicon-oxide-nitride-oxide-silicon memory. Room temperature Vt drift is significantly decreased by using bottom oxide (BOX) with the thickness TBOX < 50 Å. Excellent retention properties are preserved for TBOX up to 33 Å. The results of single-cell studies were confirmed on 2 Mb memory arrays that underwent up to 1000 program/ erase cycles. Peculiarities of hole injection into the nitride of oxide-nitride-oxide in the erase operation are considered for explanation of the observed results. The improvement is associated with a lesser amount of holes used in the erase.

Original languageEnglish
Pages (from-to)35-37
Number of pages3
JournalIEEE Electron Device Letters
Issue number1
StatePublished - Jan 2005
Externally publishedYes


  • NROM
  • Oxide-nitride-oxide (ONO)
  • Reliability
  • Silicon-oxide-nitride-oxide-silicon (SONOS) memory


Dive into the research topics of 'Suppression of erased state Vt drift in two-bit per cell SONOS memories'. Together they form a unique fingerprint.

Cite this