Skip to main navigation
Skip to search
Skip to main content
Tel Aviv University Home
Update Request & User Guide (TAU staff only)
Home
Experts
Research units
Research output
Prizes
Activities
Press/Media
Student theses
Search by expertise, name or affiliation
SiMT-DSP: A massively multithreaded DSP architecture
Ben Perach,
Shlomo Weiss
*
*
Corresponding author for this work
School of Electrical Engineering
Technion-Israel Institute of Technology
Research output
:
Contribution to journal
›
Article
›
peer-review
5
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'SiMT-DSP: A massively multithreaded DSP architecture'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Processor Architecture
100%
Digital Signal Processor
100%
Power Consumption
37%
Graphics Processing Unit
37%
Die Area
25%
Adaptation
12%
New Architecture
12%
Parallel Processing
12%
Scientific Applications
12%
Area Consumption
12%
Intel
12%
Evaluation Results
12%
Digital Signal
12%
Computational Speed
12%
Field Programmable Gate Arrays
12%
Efficient Architecture
12%
Gain Performance
12%
Processing Principle
12%
Signal Application
12%
Computation Capability
12%
General Purpose Processor
12%
Computer Science
Digital Signal Processor
100%
Digital Signal Processor Architecture
100%
Power Consumption
50%
Graphics Processor
50%
Performance Gain
16%
Parallel Processing
16%
Evaluation Result
16%
Digital Signal
16%
General Purpose Processor
16%
Field Programmable Gate Arrays
16%
Computation Capability
16%
Scientific Application
16%