Scalable hardware for sparse systems of linear equations, with applications to integer factorization

Willi Geiselmann, Adi Shamir, Rainer Steinwandt, Eran Tromer

Research output: Contribution to journalConference articlepeer-review

Abstract

Motivated by the goal of factoring large integers using the Number Field Sieve, several special-purpose hardware designs have been recently proposed for solving large sparse systems of linear equations over finite fields using Wiedemann's algorithm. However, in the context of factoring large (1024-bit) integers, these proposals were marginally practical due to the complexity of a wafer-scale design, or alternatively the difficulty of connecting smaller chips by a huge number of extremely fast interconnects. In this paper we suggest a new special-purpose hardware device for the (block) Wiedemann algorithm, based on a pipelined systolic architecture reminiscent of the TWIRL device. The new architecture offers simpler chip layout and interconnections, improved efficiency, reduced cost, easy testability and greater flexibility in using the same hardware to solve sparse problems of widely varying sizes and densities. Our analysis indicates that standard fab technologies can be used in practice to carry out the linear algebra step of factoring 1024-bit RSA keys. As part of our design but also of independent interest, we describe a new error-detection scheme adaptable to any implementation of Wiedemann's algorithm. The new scheme can be used to detect computational errors with probability arbitrarily close to 1 and at negligible cost.

Original languageEnglish
Pages (from-to)131-146
Number of pages16
JournalLecture Notes in Computer Science
Volume3659
DOIs
StatePublished - 2005
Externally publishedYes
Event7th International Workshop on Cryptographic Hardware and Embedded Systems, CHES 2005 - Edinburgh, United Kingdom
Duration: 29 Aug 20051 Sep 2005

Keywords

  • Factorization
  • Number field sieve
  • Sparse systems of linear equations

Fingerprint

Dive into the research topics of 'Scalable hardware for sparse systems of linear equations, with applications to integer factorization'. Together they form a unique fingerprint.

Cite this