Parallel multithreaded satisfiability solver: Design and implementation

Yulik Feldman; Nachum Dershowitz; Ziyad Hanna

doi:10.1016/j.entcs.2004.10.020

Parallel multithreaded satisfiability solver: Design and implementation

Yulik Feldman, Nachum Dershowitz, Ziyad Hanna

School of Computer Science

Research output: Contribution to journal › Conference article › peer-review

Abstract

We describe the design and implementation of a highly optimized, multithreaded algorithm for the propositional satisfiability problem. The algorithm is based on the Davis-Putnam-Logemann-Loveland sequential algorithm, but includes many of the optimization techniques introduced in recent years. We provide experimental results for the execution of the parallel algorithm on a variety of multiprocessor machines with shared memory architecture. In particular, the detrimental effect of parallel execution on the performance of processor cache is studied.

Original language	English
Pages (from-to)	75-90
Number of pages	16
Journal	Electronic Notes in Theoretical Computer Science
Volume	128
Issue number	3
DOIs	https://doi.org/10.1016/j.entcs.2004.10.020
State	Published - 19 Apr 2005
Event	Proceedings of the 3rd International Workshop on Parallel Distributed Methods in Verification (PDMC 2004) - Duration: 4 Sep 2004 → 4 Sep 2004

Keywords

Satisfiability parallel multithreaded DPLL cache performance

Access to Document

10.1016/j.entcs.2004.10.020

Cite this

@article{82c99cbf10a94c1c809fdcbb03a4466a,

title = "Parallel multithreaded satisfiability solver: Design and implementation",

abstract = "We describe the design and implementation of a highly optimized, multithreaded algorithm for the propositional satisfiability problem. The algorithm is based on the Davis-Putnam-Logemann-Loveland sequential algorithm, but includes many of the optimization techniques introduced in recent years. We provide experimental results for the execution of the parallel algorithm on a variety of multiprocessor machines with shared memory architecture. In particular, the detrimental effect of parallel execution on the performance of processor cache is studied.",

keywords = "Satisfiability parallel multithreaded DPLL cache performance",

author = "Yulik Feldman and Nachum Dershowitz and Ziyad Hanna",

year = "2005",

month = apr,

day = "19",

doi = "10.1016/j.entcs.2004.10.020",

language = "אנגלית",

volume = "128",

pages = "75--90",

journal = "Electronic Notes in Theoretical Computer Science",

issn = "1571-0661",

publisher = "Elsevier",

number = "3",

note = "Proceedings of the 3rd International Workshop on Parallel Distributed Methods in Verification (PDMC 2004) ; Conference date: 04-09-2004 Through 04-09-2004",

}

TY - JOUR

T1 - Parallel multithreaded satisfiability solver

T2 - Proceedings of the 3rd International Workshop on Parallel Distributed Methods in Verification (PDMC 2004)

AU - Feldman, Yulik

AU - Dershowitz, Nachum

AU - Hanna, Ziyad

PY - 2005/4/19

Y1 - 2005/4/19

N2 - We describe the design and implementation of a highly optimized, multithreaded algorithm for the propositional satisfiability problem. The algorithm is based on the Davis-Putnam-Logemann-Loveland sequential algorithm, but includes many of the optimization techniques introduced in recent years. We provide experimental results for the execution of the parallel algorithm on a variety of multiprocessor machines with shared memory architecture. In particular, the detrimental effect of parallel execution on the performance of processor cache is studied.

AB - We describe the design and implementation of a highly optimized, multithreaded algorithm for the propositional satisfiability problem. The algorithm is based on the Davis-Putnam-Logemann-Loveland sequential algorithm, but includes many of the optimization techniques introduced in recent years. We provide experimental results for the execution of the parallel algorithm on a variety of multiprocessor machines with shared memory architecture. In particular, the detrimental effect of parallel execution on the performance of processor cache is studied.

KW - Satisfiability parallel multithreaded DPLL cache performance

UR - http://www.scopus.com/inward/record.url?scp=16244393413&partnerID=8YFLogxK

U2 - 10.1016/j.entcs.2004.10.020

DO - 10.1016/j.entcs.2004.10.020

M3 - ???researchoutput.researchoutputtypes.contributiontojournal.conferencearticle???

AN - SCOPUS:16244393413

SN - 1571-0661

VL - 128

SP - 75

EP - 90

JO - Electronic Notes in Theoretical Computer Science

JF - Electronic Notes in Theoretical Computer Science

IS - 3

Y2 - 4 September 2004 through 4 September 2004

ER -

Parallel multithreaded satisfiability solver: Design and implementation

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this