Implementation of PCI-based systems using programmable logic

E. Finkelstein*, S. Weiss

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


Designing a PCI target or master interface using a CPLD or an FPGA requires special attention to the architectural details of the chip used. The paper considers typical CPLD and FPGA architectural features relevant to implementations of PCI interfaces. Different methods of implementing certain aspects of PCI interfaces using a minimal amount of chip resources, while staying compliant with the PCI standard, are shown. A complete timing analysis of a CPLD device is given, along with the resulting signals paths that are compliant with the PCI timing requirements.

Original languageEnglish
Pages (from-to)171-174
Number of pages4
JournalIEE Proceedings: Circuits, Devices and Systems
Issue number3
StatePublished - 2000
Externally publishedYes


Dive into the research topics of 'Implementation of PCI-based systems using programmable logic'. Together they form a unique fingerprint.

Cite this