HIGH RESOLUTION LIFT-OFF TECHNOLOGY FOR VLSI INTERCONNECTIONS.

Pei lin Pai*, Yosi Shacham-Diamand, William G. Oldham

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

2 Scopus citations

Abstract

An improved lift-off process that, unlike the traditional lift-off process, does not require overhanging resist profiles and thin-films deposition with its potential for poor step coverage is discussed. The parameters controlling the lift-off process have been identified and used to determine the processing window. Aluminum features ranging in size from submicron to millimeter were patterned over surface topography to show the applicability of the process to VLSI metallization.

Original languageEnglish
Pages205-211
Number of pages7
StatePublished - 1986
Externally publishedYes

Fingerprint

Dive into the research topics of 'HIGH RESOLUTION LIFT-OFF TECHNOLOGY FOR VLSI INTERCONNECTIONS.'. Together they form a unique fingerprint.

Cite this