Functional verification of instruction processing units through control flow modeling

Rami Feig, Shlomo Weiss*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


The design verification of state-of-the-art high-performance microprocessors has become a significant challenge for test engineers. Deep pipelines, multiple execution units, out-of-order and speculative execution techniques, typically found in such microprocessors, contribute much to this complexity. Conventional methods, which treat the processor as a logic state machine or apply architectural level tests, fail to provide coverage of all possible corner cases in the design. This paper presents a functional verification method for modern microprocessors, which is based on innovative models of the microprocessor architecture, intended to cover the testing of all corner cases. In order to test the models presented in this work, an architecture independent coverage measurement system has been developed. The models were tested with both random code and real world applications in order to determine which of the two achieves higher coverage.

Original languageEnglish
Pages (from-to)285-299
Number of pages15
JournalMicroelectronics Journal
Issue number3
StatePublished - Mar 2002


  • Coverage measurement
  • Functional verification
  • Pipeline


Dive into the research topics of 'Functional verification of instruction processing units through control flow modeling'. Together they form a unique fingerprint.

Cite this