A Paradigm for Integrated Circuits Based on the MSET Transistor

Assaf Peled; Ofer Amrani; Yossi Rosenwaks; Yhonatan Vaknin

doi:10.1109/TED.2017.2788563

A Paradigm for Integrated Circuits Based on the MSET Transistor

Assaf Peled^*, Ofer Amrani, Yossi Rosenwaks, Yhonatan Vaknin

^*Corresponding author for this work

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

6 Scopus citations

Abstract

In the double-drain multistate electrostatically formed nanowire transistor (MSET), the electrostatically formed conduction channel shifts laterally by properly biasing the two side gates that enclose the bulk area. This current switching mechanism enhances functionality within a single device and sets the stage for a family of integrated-circuit building blocks that facilitate the implementation of ultralow-power Internet-of-Things applications. This paper establishes a conceptual framework for the MSET-based nand gate whose speed and power consumption are analyzed via TCAD simulations.

Original language	English
Pages (from-to)	1192-1197
Number of pages	6
Journal	IEEE Transactions on Electron Devices
Volume	65
Issue number	3
DOIs	https://doi.org/10.1109/TED.2017.2788563
State	Published - Mar 2018

Keywords

Electrostatically formed nanowire
low-power devices
multigate transistors
multistate electrostatically formed nanowire transistor (MSET)

Access to Document

10.1109/TED.2017.2788563

Cite this

@article{0d2d37c4479740b7bc0580741d2a4bf2,

title = "A Paradigm for Integrated Circuits Based on the MSET Transistor",

abstract = "In the double-drain multistate electrostatically formed nanowire transistor (MSET), the electrostatically formed conduction channel shifts laterally by properly biasing the two side gates that enclose the bulk area. This current switching mechanism enhances functionality within a single device and sets the stage for a family of integrated-circuit building blocks that facilitate the implementation of ultralow-power Internet-of-Things applications. This paper establishes a conceptual framework for the MSET-based nand gate whose speed and power consumption are analyzed via TCAD simulations.",

keywords = "Electrostatically formed nanowire, low-power devices, multigate transistors, multistate electrostatically formed nanowire transistor (MSET)",

author = "Assaf Peled and Ofer Amrani and Yossi Rosenwaks and Yhonatan Vaknin",

note = "Publisher Copyright: {\textcopyright} 1963-2012 IEEE.",

year = "2018",

month = mar,

doi = "10.1109/TED.2017.2788563",

language = "אנגלית",

volume = "65",

pages = "1192--1197",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A Paradigm for Integrated Circuits Based on the MSET Transistor

AU - Peled, Assaf

AU - Amrani, Ofer

AU - Rosenwaks, Yossi

AU - Vaknin, Yhonatan

PY - 2018/3

Y1 - 2018/3

N2 - In the double-drain multistate electrostatically formed nanowire transistor (MSET), the electrostatically formed conduction channel shifts laterally by properly biasing the two side gates that enclose the bulk area. This current switching mechanism enhances functionality within a single device and sets the stage for a family of integrated-circuit building blocks that facilitate the implementation of ultralow-power Internet-of-Things applications. This paper establishes a conceptual framework for the MSET-based nand gate whose speed and power consumption are analyzed via TCAD simulations.

AB - In the double-drain multistate electrostatically formed nanowire transistor (MSET), the electrostatically formed conduction channel shifts laterally by properly biasing the two side gates that enclose the bulk area. This current switching mechanism enhances functionality within a single device and sets the stage for a family of integrated-circuit building blocks that facilitate the implementation of ultralow-power Internet-of-Things applications. This paper establishes a conceptual framework for the MSET-based nand gate whose speed and power consumption are analyzed via TCAD simulations.

KW - Electrostatically formed nanowire

KW - low-power devices

KW - multigate transistors

KW - multistate electrostatically formed nanowire transistor (MSET)

UR - http://www.scopus.com/inward/record.url?scp=85040569552&partnerID=8YFLogxK

U2 - 10.1109/TED.2017.2788563

DO - 10.1109/TED.2017.2788563

M3 - ???researchoutput.researchoutputtypes.contributiontojournal.article???

AN - SCOPUS:85040569552

SN - 0018-9383

VL - 65

SP - 1192

EP - 1197

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

IS - 3

ER -

A Paradigm for Integrated Circuits Based on the MSET Transistor

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this