A packaged 106-110 GHz bi-directional 10Gbps 0.11 pJ/bit/cm CMOS transceiver

Nir Weissman, Samuel Jameson, Eran Socher

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A non-coherent amplitude shift keying (ASK) W-band packaged transceiver in 65nm CMOS technology is presented. The transceiver architecture is based on an innovative bi-directional topology with a maximum data rate of 10Gbps limited by the measurement equipment. An output power of -2.3dBm at 107GHz and 10Gbps modulated signal is measured on-chip in the transmit mode. In the receive mode a BER<10-12 was achieved with data rates up to 8.5Gbps. The packaged transceiver demonstrates 10Gbps wireline and wireless bi-directional half-duplex communication with only 34mW of DC power consumption. The design occupies only 0.35mm2 including pads.

Original languageEnglish
Title of host publication2015 IEEE MTT-S International Microwave Symposium, IMS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479982752
DOIs
StatePublished - 24 Jul 2015
EventIEEE MTT-S International Microwave Symposium, IMS 2015 - Phoenix, United States
Duration: 17 May 201522 May 2015

Publication series

Name2015 IEEE MTT-S International Microwave Symposium, IMS 2015

Conference

ConferenceIEEE MTT-S International Microwave Symposium, IMS 2015
Country/TerritoryUnited States
CityPhoenix
Period17/05/1522/05/15

Keywords

  • 65nm CMOS
  • mm-wave
  • transceiver

Fingerprint

Dive into the research topics of 'A packaged 106-110 GHz bi-directional 10Gbps 0.11 pJ/bit/cm CMOS transceiver'. Together they form a unique fingerprint.

Cite this