## Abstract

A new IEEE compliant floating-point rounding algorithm for computing the rounded product from a carry-save representation of the product is presented. The new rounding algorithm is compared with the rounding algorithms of Yu and Zyner [26] and of Quach et al. [17]. For each rounding algorithm, a logical description and a block diagram is given, the correctness is proven, and the latency is analyzed. We conclude that the new rounding algorithm is the fastest rounding algorithm, provided that an injection (which depends only on the rounding mode and the sign) can be added in during the reduction of the partial products into a carry-save encoded digit string. In double precision format, the latency of the new rounding algorithm is 12 logic levels compared to 14 logic levels in the algorithm of Quach et al. and 16 logic levels in the algorithm of Yu and Zyner.

Original language | English |
---|---|

Title of host publication | Computer Arithmetic |

Subtitle of host publication | Volume III |

Publisher | World Scientific Publishing Co. |

Pages | 177-190 |

Number of pages | 14 |

ISBN (Electronic) | 9789814651141 |

ISBN (Print) | 9789814651134 |

DOIs | |

State | Published - 1 Jan 2015 |

## Keywords

- Floating-point arithmetic
- Floating-point multiplication
- IEEE 754 standard
- IEEE rounding