A 9th harmonic F-band 65-nm CMOS low power active multiplier

Firass Mustafa; Eran Socher

doi:10.1109/COMCAS.2017.8244847

A 9^th harmonic F-band 65-nm CMOS low power active multiplier

Firass Mustafa, Eran Socher

School of Electrical Engineering

Tel Aviv University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

A novel high factor multiplication circuit is introduced in this paper, generating F-band frequency signal out of X-band input. The 9^th harmonic of the input is generated by a single differential common source stage, subsequently amplified by a transformer-coupled CS F-band power amplifier. The circuit, implemented in 65-nm CMOS consumes only 160mW of DC power and a small area of 0.4 mm² including pads, achieving up to +9dBm output power at 110.25GHz, 16.1% 3-dB bandwidth in the range of 97-114 GHz and harmonic suppression better than 25 dBc.

Original language	English
Title of host publication	2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1-4
Number of pages	4
ISBN (Electronic)	9781538631690
DOIs	https://doi.org/10.1109/COMCAS.2017.8244847
State	Published - 28 Jun 2017
Event	2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017 - Tel-Aviv, Israel Duration: 13 Nov 2017 → 15 Nov 2017

Publication series

Name	2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017
Volume	2017-November

Conference

Conference	2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017
Country/Territory	Israel
City	Tel-Aviv
Period	13/11/17 → 15/11/17

Keywords

Active multipliers
CMOS
High harmonic generation
Mm-wave
Transformer coupling

Access to Document

10.1109/COMCAS.2017.8244847

Cite this

Mustafa, F., & Socher, E. (2017). A 9^th harmonic F-band 65-nm CMOS low power active multiplier. In 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017 (pp. 1-4). (2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017; Vol. 2017-November). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/COMCAS.2017.8244847

Mustafa, Firass ; Socher, Eran. / A 9^th harmonic F-band 65-nm CMOS low power active multiplier. 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1-4 (2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017).

@inproceedings{55ad49865e284480adffb7019705c6c9,

title = "A 9th harmonic F-band 65-nm CMOS low power active multiplier",

abstract = "A novel high factor multiplication circuit is introduced in this paper, generating F-band frequency signal out of X-band input. The 9th harmonic of the input is generated by a single differential common source stage, subsequently amplified by a transformer-coupled CS F-band power amplifier. The circuit, implemented in 65-nm CMOS consumes only 160mW of DC power and a small area of 0.4 mm2 including pads, achieving up to +9dBm output power at 110.25GHz, 16.1% 3-dB bandwidth in the range of 97-114 GHz and harmonic suppression better than 25 dBc.",

keywords = "Active multipliers, CMOS, High harmonic generation, Mm-wave, Transformer coupling",

author = "Firass Mustafa and Eran Socher",

note = "Publisher Copyright: {\textcopyright} 2017 IEEE.; 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017 ; Conference date: 13-11-2017 Through 15-11-2017",

year = "2017",

month = jun,

day = "28",

doi = "10.1109/COMCAS.2017.8244847",

language = "אנגלית",

series = "2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1--4",

booktitle = "2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017",

address = "ארצות הברית",

}

Mustafa, F & Socher, E 2017, A 9^th harmonic F-band 65-nm CMOS low power active multiplier. in 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017. 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017, vol. 2017-November, Institute of Electrical and Electronics Engineers Inc., pp. 1-4, 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017, Tel-Aviv, Israel, 13/11/17. https://doi.org/10.1109/COMCAS.2017.8244847

A 9^th harmonic F-band 65-nm CMOS low power active multiplier. / Mustafa, Firass; Socher, Eran.
2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 1-4 (2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017; Vol. 2017-November).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 9th harmonic F-band 65-nm CMOS low power active multiplier

AU - Mustafa, Firass

AU - Socher, Eran

PY - 2017/6/28

Y1 - 2017/6/28

N2 - A novel high factor multiplication circuit is introduced in this paper, generating F-band frequency signal out of X-band input. The 9th harmonic of the input is generated by a single differential common source stage, subsequently amplified by a transformer-coupled CS F-band power amplifier. The circuit, implemented in 65-nm CMOS consumes only 160mW of DC power and a small area of 0.4 mm2 including pads, achieving up to +9dBm output power at 110.25GHz, 16.1% 3-dB bandwidth in the range of 97-114 GHz and harmonic suppression better than 25 dBc.

AB - A novel high factor multiplication circuit is introduced in this paper, generating F-band frequency signal out of X-band input. The 9th harmonic of the input is generated by a single differential common source stage, subsequently amplified by a transformer-coupled CS F-band power amplifier. The circuit, implemented in 65-nm CMOS consumes only 160mW of DC power and a small area of 0.4 mm2 including pads, achieving up to +9dBm output power at 110.25GHz, 16.1% 3-dB bandwidth in the range of 97-114 GHz and harmonic suppression better than 25 dBc.

KW - Active multipliers

KW - CMOS

KW - High harmonic generation

KW - Mm-wave

KW - Transformer coupling

UR - http://www.scopus.com/inward/record.url?scp=85045840340&partnerID=8YFLogxK

U2 - 10.1109/COMCAS.2017.8244847

DO - 10.1109/COMCAS.2017.8244847

M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.conference???

AN - SCOPUS:85045840340

T3 - 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017

SP - 1

EP - 4

BT - 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017

Y2 - 13 November 2017 through 15 November 2017

ER -

Mustafa F, Socher E. A 9^th harmonic F-band 65-nm CMOS low power active multiplier. In 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1-4. (2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2017). doi: 10.1109/COMCAS.2017.8244847