A 204 GHz Power Amplifier with 6.9dBm Psat and 8.8dB Gain in 65nm CMOS Technology

Kobi Ben Atar, Eran Socher

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presents the design of a 204GHz power amplifier fabricated in TSMC 65nm CMOS process. The power amplifier employs 4 parallel chains of 8 gain stages with novel input and output series combining transformers. The 4:1 divider transformer at the input is driven in staggered anti-phase, which results in less than 2dB of insertion loss. The active stage layout has been modified to push the maximum oscillation frequency (fmax) by more than 50GHz. The power amplifier produces peak output power of 6.9dBm with 8.8dB of peak power gain at 204GHz, with a PAE of 1%. The active region occupies 0.17mm2 of die area.

Original languageEnglish
Title of host publication2021 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages173-177
Number of pages5
ISBN (Electronic)9780738146720
DOIs
StatePublished - 2021
Event2021 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2021 - Tel Aviv, Israel
Duration: 1 Nov 20213 Nov 2021

Publication series

Name2021 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2021

Conference

Conference2021 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems, COMCAS 2021
Country/TerritoryIsrael
CityTel Aviv
Period1/11/213/11/21

Keywords

  • CMOS
  • G-band
  • Millimeter-wave
  • Power amplifier
  • THz
  • Wireless

Fingerprint

Dive into the research topics of 'A 204 GHz Power Amplifier with 6.9dBm Psat and 8.8dB Gain in 65nm CMOS Technology'. Together they form a unique fingerprint.

Cite this